

[illegible][illegible]

N°	Symbol	Parameter	Condition 1	Test-bench identifier	Unit	Target			Schematic simulation			Extracted simulation (layout v3)			Extracted simulation (Base)		
						Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
1	VDD	Supply voltage			[V]	1,62	1,80	1,98									
2	Ibias	Current bias CMP Ramp			[uA]		1,00										
3	CL	Load capacitance			[fF]		50,00										
4	Ao	Gain			[dB]	70,00			77,54	84,81	89,45	78,36	87,32	94,94	77,52	89,31	94,12
5	Bw	Bandwidth			[MHz]	2,42			11,89	23,78	36,44	7,37	15,35	24,25	3,58	10,19	18,48
6	tdLH	Delay time Low to High	Vin = 5mV		[ns]		4,50	2,28	3,19	4,43	3,47	3,47	4,91	7,25	1,99	2,77	3,48
7	tdHL	Delay time High to Low	Vin = 5mV		[ns]		4,50	2,15	3,07	4,76	3,06	4,44	7,23	2,22	3,30	9,36	
8	tdLH	Delay time Low to High	Vin = 20mV		[ns]			3,00	1,69	2,38	3,47	2,37	3,34	5,04	1,45	2,03	2,84
9	tdHL	Delay time High to Low	Vin = 20mV		[ns]			3,00	1,48	2,14	3,23	1,97	2,86	4,41	1,39	2,05	3,47
10	SR	Slew rate	Vin = 1,8 V		[kV/us]	1 292			2,65	3,71	5,61	1,85	3,02	4,33	1,30	2,18	3,31
11	Resolution	Comparator Sensitivity			[uV]		TBS		60,65	103,38	238,89	32,23	77,53	211,26	35,44	61,62	239,45
12	Input Noise	Noise RMS	@20 MHz		[nV]		TBS		21,63	29,54	40,77	21,45	29,36	40,58	14,27	20,71	31,25
13	ICMR	Input Common mode Range			[V]		TBS		1,31	1,67	1,93	1,32	1,68	1,92	0,03	1,63	1,86
14	Ivdd	Average Current Consumption @ Low Output	VinP<VinN		[uA]			55,00	17,27	28,32	44,79	17,22	28,22	44,49	35,35	51,66	69,11
		Average Current Consumption @ High Output	VinP>VinN		[uA]			35,00	8,77	18,27	33,09	8,79	18,23	32,78	19,51	31,82	43,89
		Average Current Consumption @ Dynamic	Frec=@100K, 2M		[nA]		TBS		0,19	1,78	3,27	-0,61	0,42	2,10	-0,01	0,68	3,08
16	Ivdd_PD	Average Current Consumption Power Down (Active)			[pA]		TBS										
17	Pavg	Power consumption			[uW]			85,00	20,86	42,25	79,90	20,85	42,00	79,20	52,41	80,61	120,96

	L	W	Area
DIMENSIONES	32,43	24,395	791,13 u²